We developed a simple and reliable method for the fabrication of sub-10-nm wide nanogaps. The self-formed nanogap is based on the stoichiometric solid-state reaction between metal and Si atoms during silicidation process. The nanogap width is determined by the metal layer thickness. Our proposed method produces nanogaps either symmetric or asymmetric electrodes, as well as, multiple nanogaps within one unique process step for application to complex circuits. Therefore, this method provides high throughput and it is suitable for large-scale production. To demonstrate the feasibility of the proposed fabrication method, nanogap resistive switches have been built and characterized. They exhibit a pronounced hysteresis with up to 10 3 on/off conductance
Nanogaps play a very important role in many fields, such as molecular electronics, 1,2 biological/chemical sensors, [3] [4] [5] nanoelectronics, 6 nanophotonics, 7 nanoscale optoelectronics, 8 and many other applications. 9 One major challenge in producing nanogaps is the reliable and controllable fabrication of two conducting electrodes with a nanometer-sized separation. Various fabrication methods for nanogaps have been proposed in the literature these last years.
They can be classified into two groups according to the electrode nature and properties, hereafter called symmetric and asymmetric electrodes. The former is made of an identical metal while the latter is composed of two different metals. The main fabrication process of symmetric electrodes includes: (i) direct lithography, [10] [11] [12] [13] which uses high resolution lithography tools, for example e-beam lithography or focused ion beam etching; (ii) shadow mask evaporation, 14 which requires nano objects as masks, such as nanowires, carbon nanotubes and nanofilms; (iii) gap narrowing by electromigration, 15, 16 sputtering, 17 electroplating, 18 and electrodepositing 19 which need additional processes or external circuits; (iv) mechanical breaking, 20, 21 which is achieved by global lending mechanical force, not promising for manufacturing chips. More recently, some improved methods can be found in the literature, such as nanogap formed by electron-field induction, 22 high-current annealing, 23 and MeV ion-irradiation. 24 These new methods suffer from low yield, high cost, and incompatibility with current complementary metal-oxide-semiconductor (CMOS) process. The asymmetric electrodes are interesting and useful in the field of molecular electronics. 25 Concerning its fabrication, to our knowledge, only two techniques have been reported. Deshmukh et al. 26 demonstrated a nanogap between a gold (Au) and a cobalt (Co) electrodes. In their work, a pair of Au electrodes is defined lithographically and then Co is covered onto one of them by solution-phase electrodeposition. The self-limiting feature of the deposition results in the separation of two electrodes by a space of less than 10 nm. The main issue is to prevent the unwanted deposition electrode. Chen et al. 25 presented a 2-nm-wide nanogap between Au and platinum (Pt) nanorods. They employed an anodic aluminum oxide (AAO) template to chemically synthesize a multisegmented Au-Ni-Pt nanorod. After selectively etching a sacrificial layer of nickel (Ni), which thickness well defines the nanogap width, a nanogap is formed between the Au and the Pt nanorods. The difficult task is to position the Au and the Pt nanorods on the predefined electrodes.
To date, no successful examples have been reported on fabrication of sub-10-nm nanogaps by a controlled process as required for production of very large scale integrated (VLSI) circuits. In this paper, we expose a simple, efficient, and reproducible method for the fabrication of sub-10-nm nanogaps. By the present technique, the nanogap is self-formed in silicidation process without using any high resolution lithography tools and external setups.
The nanogap width is well controlled by the metal layer thickness. The process is quite reliable and stable since the formation of the nanogaps is based on the stoichiometric solidstate reaction of metal and Si atoms. Our proposed method provides either symmetric or asymmetric electrodes. Importantly, it can fabricate multiple nanogaps in one unique process for application to complex circuits. Therefore, this method provides high throughput and it is adequate for large-scale production, and is compatible with modern semiconductor technology. In this work, the proposed method is used to fabricate nanogap resistive switches, 27 which show impressive memory properties with up to 10 3 on/off conductance ratios in air. Our results indicate that the present nanogaps also are of interest for vacuum channel transistor, 28 memory and logic devices.
We limit our analysis of the nanogap formation mechanism to the Pt-silicidation, but other silicide cases can be readily analyzed by making appropriate adaptation. The stoichiometric solid-state reaction of Pt and Si brings two phases, Pt 2 Si and PtSi, which are governed by different activation energies. The first phase, Pt 2 Si is unstable and not suitable for electrodes. Figure 1 schematically illustrates the Pt-silicidation procedure in the cross-section view of the electrodes. A Si electrode on insulator substrate is covered by a Pt layer with a thickness t, as shown in Fig. 1a . After the silicidation, a PtSi layer forms at the Pt/Si common boundary (line BB'). Several studies have demonstrated that the Ptsilicidation reaction is a two-step process. In the first reaction, Pt atoms in the Pt layer close to the common boundary diffuse into the Si electrode to form Pt 2 Si. This reaction takes place in 3 seconds when temperature reaches the characteristic temperature at which the transformation from Pt to Pt 2 Si is fully completed. It is emphasized that Pt atoms far from the common boundary can not participate to the first reaction since the diffusivity of these atoms is not large enough to approach the Si electrode at the characteristic temperature of the silicidation (will be discussed later). In the second reaction, Si diffuses into Pt 2 Si to form a stable PtSi when the temperature is further increased. During the entire silicidation procedure, a Pt layer of 1 nm consumes a Si layer of 1.32 nm to form a PtSi layer of 1.97 nm. 29 As a result, the PtSi thickness is contracted relative to the sum of the Pt and Si thicknesses. As shown in From the nanoscale structure point of view, the nanogap formation is originated from the molar volume change. In the Pt-silicidation, the stoichiometric solid-state reaction is:
For the case of asymmetric electrodes, the volume change ∆V for the PtSi relative to the elements Si and Pt can be calculated as:
By substituting the molar volumes of the PtSi, the Pt element and the Si element into equation (2), where V PtSi = 18.02 cm 3 mol −1 , V Pt = 9.09 cm 3 mol −1 and V Si = 12.06 cm 3 mol −1 , the molar volume change ∆V equals -3.13 cm 3 mol −1 . This is the reason that the PtSi thickness is contractive relative to the sum of the Pt and Si thickness, while for the case of the symmetric electrodes, it is easy to see that:
This is why the nanogap between two Si electrodes is narrowed down when Si is transformed into PtSi through the silicidation process.
From the atom transfer kinetics point of view, the nanogap formation can be attributed to the Kirkendall effect. 30, 31 Specifically, this is due to the different diffusivities of the Pt and Si atoms moving in and out of the common boundary. At the characteristic temperature, the diffusivity of Pt atoms (2.11 nm 2 s −1 ) is about 2 orders of magnitude larger than that of Si atoms (7.45×10 −2 nm 2 s −1 ) because the activation energy of Pt atom (1.485 eV) is smaller than that of Si atom (1.685 eV). 32 The consumed thickness of Pt near the common boundary during the silicidation can be calculated as follows. In the first reaction, the Pt consumption rule is that a Si layer of 0.66 nm consumes a Pt layer of 1 nm to form a Pt 2 Si layer of 1.43 nm. 29 If the formed Pt 2 Si thickness is known, the consumed Pt thickness can be derived. For example, Fig. 2 points out that at the characteristic temperature of 255 • C, the formed Pt 2 Si thickness is 32.9
nm, corresponding to a consumed Pt thickness of 23 nm. In other words, Pt atoms 23 nm apart from the common boundary can diffuse into the Si electrode sidewall and participate to the first reaction. The curve in the figure is obtained according to a classical growth rate equation given by
Where d P S is the formed Pt 2 Si thickness. D 01 the pre-exponential diffusion coefficient, and E A1 the average activation energy of Pt atoms. dT /dt represents the average heating rate, and, T and T 0 are the characteristics temperature and the starting temperature, respectively.
In our process,
Ks −1 from RTA at 400 • C for 2 minutes.
To apply the silicidation for self-formed nanogaps, the key condition is contractive silicide thickness. Table 1 summaries the silicide thickness ratio, which is defined by the silicide thickness compared with the sum of metal and Si thicknesses, for some common silicides used in the semiconductor industry. In this The other condition is that metal atoms are the dominant diffusing species in silicidation.
If Si atoms are the main moving species, which diffuse to the metal, such as the titanium (Ti)-silicidation, as shown in Fig. 3a , the TiSi 2 formation is no longer confined to the common boundary. In certain case, the nanogap and multiple bridges between both electrodes are formed together (see Fig. 3b ), resulting in short-circuit. The last column of Table 1 lists the dominant diffusing species during the related silicidation.
In addition, for the asymmetric electrodes, the thickness of the metal layer is very important. Preferably, the Si electrode is fully silicided through carefully calculating the required Pt thickness during the silicidation. If a thinner metal layer is used, an unreacted Si layer will remain on the bottom of the PtSi electrode as shown in Fig. 3c . This is due to the lack of Pt source for the silicidation. For the envisioned application this has no consequence since the PtSi has excellent electrical properties, like low resistivity and high break down current density. However, if a thicker metal layer is used, the nanogap is not formed, because the limited Si source results in the PtSi electrode perfectly covered by a thin Pt layer as shown in Fig. 3d . On other words, the Pt layer is continuous at the common boundary. In summary, the self-formation of nanogaps by silicidation process requires the following conditions: (i) the silicide thickness ratio is less than one, importantly, to obtain a narrower nanogap, the silicide thickness ratio should be close to one; (ii) the silicide sidewall is over the original Si sidewall; (iii) the metal atoms act as the dominant diffusing species during the silicidation; (iv) the thickness of the metal layer is correctly chosen according to its consumption rule; and (v) the final silicide phase has a low resistivity for a good electrical connection.
In this work, the Pt-silicidation is used to demonstrate the technique, but the same method can be extended to other silicides by appropriately choosing the metal. This is also confirmed by the electrical measurements where the resistance between the two electrode pads is found to be ohmic. Finally, the silicidation is processed in a rapid thermal annealing (RTA) system at 400 • C for 2 minutes under forming gas (N 2 :H 2 95:5). In this step, when the temperature reaches 255 • C, the first reaction from Pt to Pt 2 Si is complete.
Then, when the temperature is increased up to 338 • C, the second reaction from Pt 2 Si to
PtSi is finished. The silicidation converts Si into PtSi in the regions where Si is covered
by Pt. Figure 4c Up to now, the multiple nanogaps are formed by individually undergoing. Although
Johnston et al. 16 used an electromigration technique to fabricate the multiple nanogaps in parallel, a special electrode design is required to ensure the junction resistance larger than the interjunction resistance. As shown in Fig. 4e , our proposed method can fabricate large numbers of nanogaps within one unique silicidation process step so that it is suitable to large-scale production and complex circuit application. This is another clear advantage of this process. We also test the Ti-silicidation to verify the importance of the metal diffusing species. dates to replace these memories due to its simple structure (two terminals), high integration density (4F 2 , F is the minimum feature size), 40 high speed (300 picoseconds), 41 excellent endurance (>10 12 cycles), 42 reliable retention (>10 years) 43 and compatibility with CMOS process. In addition, Pt has a good surface chemical stability so that it is frequently used as the electrode material of resistive switches. 44 In this work, we directly used the fabricated nanogaps with symmetric electrodes as lateral resistive switches, it means without including any switching materials. To test their performance, two PtSi squares (as shown in Fig 5c and 5d) serve as electrodes of the resistive switch. Both electrodes are separated by an air nanogap. In the resistive switch, the set means the transition from high resistance state (HRS) to low resistance state (LRS), while the reset represents the transition from LRS to HRS. The diagonals of two squares are aligned to reduce the power consumption of the resistive switch since the set and reset voltages depend on the area of facing section between the electrodes. 45, 46 The top surface area of each square is 100 x 100 µm 2 for an easy probing.
Electrical characterization is performed by HP4156C semiconductor parameter analyzer at room temperature in air. It is must be underlined that an initial electroforming is necessary to activate the pristine device to a switching state. 48 These phenomena could be helpful to understand how the resistive switching is established.
Finally, our results show that silicides, such as PtSi, can be of use as electrode materials for resistive switches.
In conclusion, nanogaps with a width of a few nanometers have received considerable attention recently in the scientific and engineering communities. This work presents a sim-ple method to obtain sub-10-nm wide nanogaps without using any expensive lithography tools. The nanogaps are self-formed during the silicidation process. This method shows distinctive advantages: the nanogap width is precisely determined by the metal thickness; the stoichiometric solid-state reaction of metal and Si atoms ensures the reliability and reproducibility of the fabrication; the process is based on the excellent control of the rapid thermal annealing system and large numbers of nanogaps can be fabricated in one unique silicidation process step. The process methodology can be easily adapted to other silicides by appropriately choosing the metal. This method can produce multiple nanogaps either symmetric or asymmetric electrodes for complex circuits with high yield rate (100%). This work shows that the fabricated nanogaps can be directly used as a lateral resistive switch working in air, which exhibits impressive memory properties with up to 10 3 on/off conductance ratios. Our results indicate that the voltages for initially electroforming the device to the switch state are determined by the nanogap size. However, the set and reset voltages of the device do not have a strong dependence on the nanogap width. These phenomena could be helpful to understand how the resistive switching is established. Finally, our results show that silicides, such as PtSi, can be of use as electrode material for resistive switches. 
